MilliporeSigma
Back-gated OFET Interdigitated Substrate Au source/drain, 90 nm SiO2 gate-insulator, varied W/L from 500 to 4000, 16 transistors per chip, chips (diced)

Back-gated OFET Interdigitated Substrate

Back-gated OFET Interdigitated Substrate Au source/drain, 90 nm SiO2 gate-insulator, varied W/L from 500 to 4000, 16 transistors per chip, chips (diced)

Products

Brand
Physical Form
Package Size